Assume we have a computer where the clock per instruction (cpi) is 1.0 when
all memory accesses hit in the cache. The only data accesses are loads and stores and
these total 50 % of the instructions. If the miss penalty is 25 clock cycle and miss
rate is 2 %,how much faster would the computer be if all the instructions
were cache hits.